(1)
Grosse, D.; Fey, G.; Drechsler, R. Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis.
ECEASST
2013
,
62
.