D. Grosse, G. Fey, and R. Drechsler, “Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis”, ECEASST, vol. 62, Sep. 2013.