Grosse, Daniel, Goerschwin Fey, and Rolf Drechsler. “Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis”. Electronic Communications of the EASST 62 (September 15, 2013). Accessed July 15, 2025. https://www.eceasst.org/index.php/eceasst/article/view/2077.